V4L2 FPGA/Examples/Convolutioner: Difference between revisions
(Created page with "<noinclude> {{V4L2_FPGA/Head}} </noinclude> <!-- If you want a custom title for the page, un-comment and edit this line: {{DISPLAYTITLE:V4L2 PCIe - <descriptive page name>|noe...") |
(No difference)
|
Revision as of 00:00, 11 July 2019
| V4L2 FPGA |
|---|
 |
| Introduction |
| Getting the Code |
| Examples |
| GStreamer Pipelines |
| Supported Platforms |
| Contact Us |
This accelerator is capable of receiving a video frame from the kernel, apply a gaussian convolution (custom kernel values are planned for future releases) and return the frame to the kernel. This operation allows reducing the noise on an image and correct minor errors. While a series of these can be used for debayering and other more complex operations.
Parallelism allows this algorithm to avoid any bottleneck created by this module.