IMX8/IMX6vsIMX8: Difference between revisions
< IMX8
No edit summary |
No edit summary |
||
Line 18: | Line 18: | ||
|- | |- | ||
! scope="row" | External Memory Interface | ! scope="row" | External Memory Interface | ||
| style="text-align: center" | 2 x 32 LP-DDR2, 1-ch. x 64 DDR3/DDR3L|| style="text-align: center" | <li>32/16-bit DRAM interface: LPDDR4-3200, DDR4-2400, DDR3L-1600</li><li>8-bit NAND-Flash< | | style="text-align: center" | 2 x 32 LP-DDR2, 1-ch. x 64 DDR3/DDR3L|| style="text-align: center" | <li>32/16-bit DRAM interface: LPDDR4-3200, DDR4-2400, DDR3L-1600</li><li>8-bit NAND-Flash</li><li>eMMC 5.0 Flash</li><li>SPI NOR Flash</li><li>QuadSPI Flash with support for XIP</li> | ||
|- | |- | ||
! scope="row" | Display Interface | ! scope="row" | Display Interface | ||
| style="text-align: center" | HDMI + PHY, 2 x parallel, 2 x LVDS, MIPI DSI || style="text-align: center" | <li>HDMI Display Interface:<br> | | style="text-align: center" | HDMI + PHY, 2 x parallel, 2 x LVDS, MIPI DSI || style="text-align: center" | <li>HDMI Display Interface:<br> | ||
HDMI 2.0a | HDMI 2.0a (1 display): resolution up to 4096x2160 @ 60 Hz, support | ||
HDCP 2.2 and HDCP 1.41<br>20+ Audio interfaces 32-bit @ 384 kHz fs | HDCP 2.2 and HDCP 1.41<br>20+ Audio interfaces 32-bit @ 384 kHz fs<br>S/PDIF input and output<br>Audio Return Channel (ARC) on HDMI</li><li>Upscale HD graphics to 4K for display</li><li>Downscale 4K video to HD for display<br>Display Port<br>Embedded Display Port<br> | ||
<li>MIPI-DSI Display Interface:<br>MIPI-DSI 4 channels supporting one display, resolution up to 1920 x 1080 at 60 Hz<br>LCDIF display controller<br>Output can be LCDIF output or DC display controller output</li> | <li>MIPI-DSI Display Interface:<br>MIPI-DSI 4 channels supporting one display, resolution up to 1920 x 1080 at 60 Hz<br>LCDIF display controller<br>Output can be LCDIF output or DC display controller output</li> | ||
<li>Audio:<br>S/PDIF input and output<br>Five synchronous audio interface (SAI) modules supporting I2S, AC97, TDM, and | <li>Audio:<br>S/PDIF input and output<br>Five synchronous audio interface (SAI) modules supporting I2S, AC97, TDM, and |
Revision as of 15:32, 8 November 2018
Features | i.MX6 Quad / i.MX6 Dual | i.MX8M Dual / i.MX8M QuadLite / i.MX8M Quad |
---|---|---|
CPU | ||
Maximum CPU Frequency | ||
I-Cache/D-Cache | 32 KB/32 KB L1, 1 MB L2 | 32 KB L1 Instruction Cache 32 KB L1 Data Cache Support L1 cache RAMs protection with parity/ECC 16 KB L1 Instruction Cache 16 KB L1 Data Cache 256 KB tightly coupled memory (TCM) |
External Memory Interface | 2 x 32 LP-DDR2, 1-ch. x 64 DDR3/DDR3L | |
Display Interface | HDMI + PHY, 2 x parallel, 2 x LVDS, MIPI DSI | HDMI 2.0a (1 display): resolution up to 4096x2160 @ 60 Hz, support HDCP 2.2 and HDCP 1.4120+ Audio interfaces 32-bit @ 384 kHz fs S/PDIF input and output Audio Return Channel (ARC) on HDMI Display Port Embedded Display Port MIPI-DSI 4 channels supporting one display, resolution up to 1920 x 1080 at 60 Hz LCDIF display controller Output can be LCDIF output or DC display controller output S/PDIF input and output Five synchronous audio interface (SAI) modules supporting I2S, AC97, TDM, and codec/DSP interfaces, including one SAI with 16 Tx and 16 Rx channels, one SAI with 8 Tx and 8 Rx channels, and three SAI with 2 Tx and 2 Rx channels One SAI for 8 Tx channels for HDMI output audio One S/PDIF input for HDMI ARC input Two MIPI-CSI2 camera inputs (4-lane each) |
Hardware Video Acceleration | HD (1080 + 720)p30 video decode HD 1080p30 video encode |
4Kp60 HEVC/H.265 main, and main 10 decoder 4Kp60 VP9 decoder 4Kp30 AVC/H.264 decoder 1080p60 MPEG-2, MPEG-4p2, VC-1, VP8, RV9, AVS, MJPEG, H.263 decoder |
Hardware 2D/3D Graphics Acceleration | HDMI + PHY, 2 x parallel, 2 x LVDS, MIPI DSI | 1.5 GHz |