IMX8/IMX6vsIMX8: Difference between revisions
< IMX8
No edit summary |
No edit summary |
||
Line 15: | Line 15: | ||
|- | |- | ||
! scope="row" | I-Cache/D-Cache | ! scope="row" | I-Cache/D-Cache | ||
| style="text-align: left" | 32 KB/32 KB L1, 1 MB L2 || style="text-align: left" | <ul><li>'''Arm Cortex-A53:'''<br>- 32 KB L1 Instruction Cache<br>- 32 KB L1 Data Cache<br>- Support L1 cache RAMs protection with parity/ECC</ul></li><br><ul><li>'''Arm Cortex-M4:'''<br>- 16 KB L1 Instruction Cache<br>- 16 KB L1 Data Cache<br>- 256 KB tightly coupled memory (TCM)</ul></li><br> | | style="text-align: left" | 32 KB/32 KB L1, 1 MB L2 || style="text-align: left" | <ul><li>'''Arm Cortex-A53:'''<br><li>> Quad symmetric Cortex-A53 processors:</li><br>- 32 KB L1 Instruction Cache<br>- 32 KB L1 Data Cache<br>- Support L1 cache RAMs protection with parity/ECC</ul></li><br><ul><li>'''Arm Cortex-M4:'''<br>- 16 KB L1 Instruction Cache<br>- 16 KB L1 Data Cache<br>- 256 KB tightly coupled memory (TCM)</ul></li><br> | ||
|- | |- | ||
! scope="row" | External Memory Interface | ! scope="row" | External Memory Interface |
Revision as of 20:22, 8 November 2018
Features | i.MX6 Quad / i.MX6 Dual | i.MX8M Dual / i.MX8M QuadLite / i.MX8M Quad |
---|---|---|
CPU | ||
Maximum CPU Frequency | ||
I-Cache/D-Cache | 32 KB/32 KB L1, 1 MB L2 |
- 32 KB L1 Instruction Cache - 32 KB L1 Data Cache - Support L1 cache RAMs protection with parity/ECC
|
External Memory Interface | 2 x 32 LP-DDR2, 1-ch. x 64 DDR3/DDR3L | |
Display Interface | HDMI + PHY 2 x parallel, 2 x LVDS, MIPI DSI |
|
Hardware Video Acceleration | HD (1080 + 720)p30 video decode HD 1080p30 video encode |
|
Hardware 2D/3D Graphics Acceleration | ||
Camera Sensor Interface (CSI) | ||
Universal Asynchronous Receiver/Transmitter (UART) | 5 | 4 |
Serial Peripheral Interface (SPI)/I2C | 5/3 | 3/4 |
USB Controller | Each USB instance contains: USB 3.0 core, which can operate in both 3.0 and 2.0 mode | |
Power Management | ||
Digital Audio Interface | ||
Ethernet | ||
PCI Express | ||
Multimedia Card (eMMC)/Secure Digital Controller (SDIO) | 4 x eMMC 4.5 / SD 3.0 | 2x eMMC 5 / SD 3 NAND CTL (BCH62) |
Security | Secure Boot, RNG, Tamper Detection, secure storage, AES-128, DES 3DES, ARC4, MD5, SHA-1, SHA-224, SHA-256, 16KB Secure RAM, tamper-resistant RTC, secure debug, OTP Space | |
Timer | 3 | 3 |
Real-Time Clock | Secure RTC | Secure RTC |
Pulse Width Modulation | 4 | 4 |
Package | 21 x 21 BGA 0.8 mm pitch | FBGA 17 x 17 mm, 0.65 mm pitch |
Pulse Width Modulation | 4 | 4 |