IMX8/IMX6vsIMX8: Difference between revisions
< IMX8
No edit summary |
No edit summary |
||
Line 50: | Line 50: | ||
| style="text-align: left" | <li>SSI/I2S x 3, ESAI, S/PDIF, ASRC</li> || style="text-align: left" | <li>S/PDIF input and output</li><li>Five synchronous audio interface (SAI) modules supporting I2S, AC97, TDM, and | | style="text-align: left" | <li>SSI/I2S x 3, ESAI, S/PDIF, ASRC</li> || style="text-align: left" | <li>S/PDIF input and output</li><li>Five synchronous audio interface (SAI) modules supporting I2S, AC97, TDM, and | ||
codec/DSP interfaces, including one SAI with 16 Tx and 16 Rx channels, one SAI with 8 Tx and 8 Rx channels and three SAI with 2 Tx and 2 Rx channels</li><li> One SAI for 8 Tx channels for HDMI output audio</li><li>One S/PDIF input for HDMI ARC input</li> | codec/DSP interfaces, including one SAI with 16 Tx and 16 Rx channels, one SAI with 8 Tx and 8 Rx channels and three SAI with 2 Tx and 2 Rx channels</li><li> One SAI for 8 Tx channels for HDMI output audio</li><li>One S/PDIF input for HDMI ARC input</li> | ||
|- | |||
! scope="row" | Ethernet | |||
| style="text-align: left" | <li>1 Gbit/s + IEEE 1588</li> || style="text-align: left" | <li>1 GB Ethernet (IEEE1588, EEE, and AVB)</li> | |||
|- | |||
! scope="row" | PCI Express | |||
| style="text-align: left" | <li>PCIe v2.0</li> || style="text-align: left" | <li>PCIe v2.0 x2 (1-lane each)</li> | |||
|- | |||
! scope="row" | Multimedia Card (eMMC)/Secure Digital Controller (SDIO) | |||
| style="text-align: left" | 4 x eMMC 4.5 / SD 3.0 || style="text-align: left" | 2x eMMC 5 / SD 3 NAND CTL (BCH62) | |||
|- | |||
! scope="row" | Security | |||
| style="text-align: left" | Secure Boot, RNG, Tamper Detection, secure storage, AES-128, DES 3DES, ARC4, MD5, SHA-1, SHA-224, SHA-256, 16KB Secure RAM, tamper-resistant RTC, secure debug, OTP Space || style="text-align: left" | <li>Resource Domain Controller (RDC) supports four domains and up to eight regions</li><li>Arm TrustZone (TZ) architecture</li><li>On-chip RAM (OCRAM) secure region protection using OCRAM controller</li><li>High Assurance Boot (HAB)</li><li>Cryptographic acceleration and assurance (CAAM) module</li><li>Secure non-volatile storage (SNVS): Secure real-time clock (RTC)</li><li>Secure JTAG controller (SJC)<li> | |||
|} | |} | ||
Revision as of 19:09, 8 November 2018
Features | i.MX6 Quad / i.MX6 Dual | i.MX8M Dual / i.MX8M QuadLite / i.MX8M Quad |
---|---|---|
CPU | ||
Maximum CPU Frequency | ||
I-Cache/D-Cache | 32 KB/32 KB L1, 1 MB L2 |
|
External Memory Interface | 2 x 32 LP-DDR2, 1-ch. x 64 DDR3/DDR3L | |
Display Interface | HDMI + PHY 2 x parallel, 2 x LVDS, MIPI DSI |
|
Hardware Video Acceleration | HD (1080 + 720)p30 video decode HD 1080p30 video encode |
|
Hardware 2D/3D Graphics Acceleration | ||
Camera Sensor Interface (CSI) | ||
Universal Asynchronous Receiver/Transmitter (UART) | 5 | 4 |
Serial Peripheral Interface (SPI)/I2C | 5/3 | 3/4 |
USB Controller | Each USB instance contains: USB 3.0 core, which can operate in both 3.0 and 2.0 mode | |
Power Management | ||
Digital Audio Interface | ||
Ethernet | ||
PCI Express | ||
Multimedia Card (eMMC)/Secure Digital Controller (SDIO) | 4 x eMMC 4.5 / SD 3.0 | 2x eMMC 5 / SD 3 NAND CTL (BCH62) |
Security | Secure Boot, RNG, Tamper Detection, secure storage, AES-128, DES 3DES, ARC4, MD5, SHA-1, SHA-224, SHA-256, 16KB Secure RAM, tamper-resistant RTC, secure debug, OTP Space |