Xilinx ZYNQ UltraScale+ MPSoC/Introduction: Difference between revisions
mNo edit summary |
|||
| Line 4: | Line 4: | ||
== | ==Introduction== | ||
This section provides guides on how to get started with the project. In the next wiki pages you can find more information about: | This section provides guides on how to get started with the project. In the next wiki pages you can find more information about: | ||
Revision as of 15:56, 17 January 2023
| Xilinx ZYNQ UltraScale+ MPSoC | ||||
|---|---|---|---|---|
 | ||||
| Introduction | ||||
| Getting Started | ||||
| Xilinx Kria | ||||
| Development | ||||
| Development Flows Examples | ||||
| GStreamer | ||||
|
||||
| Contact Us |
Introduction
This section provides guides on how to get started with the project. In the next wiki pages you can find more information about: