Xilinx ZYNQ UltraScale+ MPSoC/Introduction: Difference between revisions
mNo edit summary |
Jrodriguez (talk | contribs) No edit summary |
||
| Line 8: | Line 8: | ||
This section provides guides on how to get started with the project. In the next wiki pages you can find more information about: | This section provides guides on how to get started with the project. In the next wiki pages you can find more information about: | ||
*[[Xilinx ZYNQ UltraScale+ MPSoC/Introduction/Overview|Overview]] | |||
*[[Xilinx ZYNQ UltraScale+ MPSoC/Introduction/Family|Family]] | |||
*[[Xilinx ZYNQ UltraScale+ MPSoC/Introduction/Developer kits|Developer kits]] | |||
*[[Xilinx ZYNQ UltraScale+ MPSoC/Introduction/Getting started|Getting started]] | |||
<noinclude> | <noinclude> | ||
{{Xilinx ZYNQ UltraScale+ MPSoC/Foot||}} | {{Xilinx ZYNQ UltraScale+ MPSoC/Foot||}} | ||
</noinclude> | </noinclude> | ||
Revision as of 23:51, 17 October 2022
| Xilinx ZYNQ UltraScale+ MPSoC | ||||
|---|---|---|---|---|
 | ||||
| Introduction | ||||
| Getting Started | ||||
| Xilinx Kria | ||||
| Development | ||||
| Development Flows Examples | ||||
| GStreamer | ||||
|
||||
| Contact Us |
Getting Started
This section provides guides on how to get started with the project. In the next wiki pages you can find more information about: