Xilinx ZYNQ UltraScale+ MPSoC/Introduction: Difference between revisions
(Created page with "<noinclude> {{Xilinx ZYNQ UltraScale+ MPSoC/Head|previous=|next=}} </noinclude> ===Getting Started=== This section provides guides on how to get started with the project. I...") |
mNo edit summary |
||
| Line 4: | Line 4: | ||
==Getting Started== | |||
This section provides guides on how to get started with the project. In the next wiki pages you can find more information about: | This section provides guides on how to get started with the project. In the next wiki pages you can find more information about: | ||
Revision as of 21:28, 30 August 2022
| Xilinx ZYNQ UltraScale+ MPSoC | ||||
|---|---|---|---|---|
 | ||||
| Introduction | ||||
| Getting Started | ||||
| Xilinx Kria | ||||
| Development | ||||
| Development Flows Examples | ||||
| GStreamer | ||||
|
||||
| Contact Us |
Getting Started
This section provides guides on how to get started with the project. In the next wiki pages you can find more information about: