Xilinx ZYNQ UltraScale+ MPSoC/Introduction: Difference between revisions
mNo edit summary |
mNo edit summary |
||
| (3 intermediate revisions by 2 users not shown) | |||
| Line 1: | Line 1: | ||
<noinclude> | <noinclude> | ||
{{Xilinx ZYNQ UltraScale+ MPSoC/Head|previous=|next=| | {{Xilinx ZYNQ UltraScale+ MPSoC/Head|previous=|next=Introduction/Getting started|metakeywords=}} | ||
</noinclude> | </noinclude> | ||
== | ==Introduction== | ||
This section provides guides on how to get started with the project. In the next wiki pages you can find more information about: | This section provides guides on how to get started with the project. In the next wiki pages you can find more information about: | ||
| Line 14: | Line 14: | ||
<noinclude> | <noinclude> | ||
{{Xilinx ZYNQ UltraScale+ MPSoC/Foot||}} | {{Xilinx ZYNQ UltraScale+ MPSoC/Foot||Introduction/Getting started}} | ||
</noinclude> | </noinclude> | ||
Latest revision as of 19:41, 17 May 2024
| Xilinx ZYNQ UltraScale+ MPSoC | ||||
|---|---|---|---|---|
 | ||||
| Introduction | ||||
| Getting Started | ||||
| Xilinx Kria | ||||
| Development | ||||
| Development Flows Examples | ||||
| GStreamer | ||||
|
||||
| Contact Us |
Introduction
This section provides guides on how to get started with the project. In the next wiki pages you can find more information about: