Xilinx ZYNQ UltraScale+ MPSoC - Head

Revision as of 16:02, 1 December 2022 by Spalli (talk | contribs)

(diff) ← Older revision | Latest revision (diff) | Newer revision → (diff)

Xilinx ZYNQ UltraScale+ MPSoC RidgeRun documentation is currently under development. Check back soon to get the full details of RidgeRun's support for this platform. Kindly Contact RidgeRun OR send an email to support@ridgerun.com if you have any inquiries.

Xilinx ZYNQ UltraScale+ MPSoC

Getting Started

Enable the VCU on Ubuntu 2022.4

Development

Petalinux

Development Flows Examples

Simple Vector Addition with XRT

GStreamer

Example Pipelines
Video Encoding Video Decoding Capture from MIPI
Accelerating Image Processing
Accelerated Elements

Retrieved from "https://developer.ridgerun.com/wiki/index.php?title=Template:Xilinx_ZYNQ_UltraScale%2B_MPSoC/Head&oldid=45039"