Xilinx ZYNQ UltraScale+ MPSoC - Head

Revision as of 03:27, 30 August 2022 by Spalli (talk | contribs)

(diff) ← Older revision | Latest revision (diff) | Newer revision → (diff)

Xilinx ZYNQ UltraScale+ MPSoC documentation is currently under development. Please come back soon to read the completed information on Ridgerun's support for this platform. Please Contact RidgeRun OR email to support@ridgerun.com if you have any questions.

Xilinx ZYNQ UltraScale+ MPSoC

Getting Started

Enable the VCU on Ubuntu 2022.4

Development

Petalinux

Development Flows Examples

Simple Vector Addition with XRT

GStreamer

Example Pipelines
Video Encoding Video Decoding Capture from MIPI
Accelerating Image Processing
Accelerated Elements

Retrieved from "https://developer.ridgerun.com/wiki/index.php?title=Template:Xilinx_ZYNQ_UltraScale%2B_MPSoC/Head&oldid=43012"