Jump to content

Holoscan Framework/Holoscan Sensor Bridge/Performance: Difference between revisions

m
no edit summary
mNo edit summary
Line 100: Line 100:
More improvement can be applied by offloading the image signal processing to the FPGA, reducing the pressure on the Jetson system. The FPGA can potentially reduce the latency given the dataflow execution pattern offered by FPGA Hardware Acceleration. RidgeRun is exploring new ways to reduce the latency to 50 ms or less for critical applications, optimizing ISP algorithms and using FPGAs.
More improvement can be applied by offloading the image signal processing to the FPGA, reducing the pressure on the Jetson system. The FPGA can potentially reduce the latency given the dataflow execution pattern offered by FPGA Hardware Acceleration. RidgeRun is exploring new ways to reduce the latency to 50 ms or less for critical applications, optimizing ISP algorithms and using FPGAs.


<br><br><br>
<br>
{{FPGA Expert Minutes/RidgeRun Services}}
{{FPGA Expert Minutes/RidgeRun Services}}


Cookies help us deliver our services. By using our services, you agree to our use of cookies.