Information for "Xilinx ZYNQ UltraScale+ MPSoC"

Basic information

Display title	Xilinx ZYNQ UltraScale+ MPSoC
Default sort key	Xilinx ZYNQ UltraScale+ MPSoC
Page length (in bytes)	625
Namespace ID	0
Page ID	4920
Page content language	en - English
Page content model	wikitext
Indexing by robots	Allowed
Number of redirects to this page	0
Counted as a content page	Yes
Number of subpages of this page	20 (2 redirects; 18 non-redirects)

Edit	Allow all users (infinite)
Move	Allow all users (infinite)

Page creator	Efernandez (talk \| contribs)
Date of page creation	19:40, 9 September 2024
Latest editor	Spalli (talk \| contribs)
Date of latest edit	15:17, 15 November 2024
Total number of edits	2
Total number of distinct authors	2
Recent number of edits (within past 90 days)	0
Recent number of distinct authors	0

Magic word (1)	__NOTOC__
Hidden category (1)	This page is a member of a hidden category: Category:Pages using sidebar with the child parameter
Transcluded templates (12)	Templates used on this page: Template:ContactFooter (view source) Template:ContactUs (view source) Template:ContactUs Button (view source) Template:RidgeRunlogo (view source) Template:Sidebar (view source) Template:Xilinx ZYNQ UltraScale+ MPSoC/Foot (view source) Template:Xilinx ZYNQ UltraScale+ MPSoC/Main contents (view source) Template:Xilinx ZYNQ UltraScale+ MPSoC/TOC (view source) Module:Arguments (view source) Module:Navbar (view source) Module:No globals (view source) Module:Sidebar (view source)

Description	Content
Page title: (`title`) This attribute controls the content of the `<title>` element.	Xilinx ZYNQ UltraScale+ MPSoC
Title mode (`title_mode`) More_information	replace
Article description: (`description`) This attribute controls the content of the `description` and `og:description` elements.	Xilinx Zynq® UltraScale+™ MPSoC devices provide 64-bit processor scalability while combining real-time control with soft and hard engines for graphics,video,waveform,and packet processing.

Information from Extension:WikiSEO

❯