1,654
edits
FPGA Minutes to Become an Expert/Introduction/Development process: Difference between revisions
FPGA Minutes to Become an Expert/Introduction/Development process (view source)
Revision as of 08:59, 11 June 2024
, 11 Juneno edit summary
No edit summary |
No edit summary |
||
| Line 73: | Line 73: | ||
There are open-source tools, such as Google's XLS. However, they will be explained in further posts. | There are open-source tools, such as Google's XLS. However, they will be explained in further posts. | ||
''Note: Vitis HLS, Vivado Design Suite and Xilinx Simulator are registered by AMD. Quartus HLS and Quartus Prime by Altera. Lattice Diamond and Lattice Radiant by Lattice, and Libero SoC and SmartHLS by Microchip.'' | |||
{{FPGA Expert Minutes/RidgeRun Services}} | {{FPGA Expert Minutes/RidgeRun Services}} | ||