20,290
edits
Template:Xilinx ZYNQ UltraScale+ MPSoC/Head: Difference between revisions
Template:Xilinx ZYNQ UltraScale+ MPSoC/Head (view source)
Revision as of 20:08, 17 May 2024
, 17 Mayno edit summary
mNo edit summary |
mNo edit summary |
||
| Line 13: | Line 13: | ||
{{{metakeywords|}}}" metadescription="{{{metadescription|Xilinx Zynq® UltraScale+™ MPSoC devices provide 64-bit processor scalability while combining real-time control with soft and hard engines for graphics, video, waveform, and packet processing.}}}"></seo> | {{{metakeywords|}}}" metadescription="{{{metadescription|Xilinx Zynq® UltraScale+™ MPSoC devices provide 64-bit processor scalability while combining real-time control with soft and hard engines for graphics, video, waveform, and packet processing.}}}"></seo> | ||
<br> | <br> | ||
<br> | <br> | ||