20,290
edits
Template:Xilinx ZYNQ UltraScale+ MPSoC/Head: Difference between revisions
Template:Xilinx ZYNQ UltraScale+ MPSoC/Head (view source)
Revision as of 16:02, 1 December 2022
, 1 December 2022no edit summary
mNo edit summary |
mNo edit summary |
||
| Line 18: | Line 18: | ||
| width=33% bgcolor=#ffffe0 align=right | {{#if:{{{next|}}}|[[Xilinx ZYNQ UltraScale+ MPSoC/{{{next}}}|Next: {{{next}}}]]| }} | | width=33% bgcolor=#ffffe0 align=right | {{#if:{{{next|}}}|[[Xilinx ZYNQ UltraScale+ MPSoC/{{{next}}}|Next: {{{next}}}]]| }} | ||
|} | |} | ||
<br> | |||
<br> | |||
{{Xilinx ZYNQ UltraScale+ MPSoC/TOC}} | {{Xilinx ZYNQ UltraScale+ MPSoC/TOC}} | ||
{{DISPLAYTITLE:{{{title|Xilinx ZYNQ UltraScale+ MPSoC - {{#replace:{{#titleparts:{{FULLPAGENAME}}||2}}|/| - }}}}}}} | {{DISPLAYTITLE:{{{title|Xilinx ZYNQ UltraScale+ MPSoC - {{#replace:{{#titleparts:{{FULLPAGENAME}}||2}}|/| - }}}}}}} | ||