20,290
edits
Template:Xilinx ZYNQ UltraScale+ MPSoC/Head: Difference between revisions
Template:Xilinx ZYNQ UltraScale+ MPSoC/Head (view source)
Revision as of 11:34, 21 November 2022
, 21 November 2022no edit summary
mNo edit summary |
mNo edit summary |
||
| Line 10: | Line 10: | ||
{{UnderConstruction}} | {{UnderConstruction}} | ||
<br> | <br> | ||
<br> | |||
{| width=100% cellspacing=0 cellpadding=2 style="border: 1px solid black;" class="noprint" | {| width=100% cellspacing=0 cellpadding=2 style="border: 1px solid black;" class="noprint" | ||
| width=33% bgcolor=#ffffe0 | {{#if:{{{previous|}}}|[[Xilinx ZYNQ UltraScale+ MPSoC/{{{previous}}}|Previous: {{{previous}}}]]| }} | | width=33% bgcolor=#ffffe0 | {{#if:{{{previous|}}}|[[Xilinx ZYNQ UltraScale+ MPSoC/{{{previous}}}|Previous: {{{previous}}}]]| }} | ||