20,290
edits
Xilinx ZYNQ UltraScale+ MPSoC/Introduction/Family: Difference between revisions
Xilinx ZYNQ UltraScale+ MPSoC/Introduction/Family (view source)
Revision as of 12:17, 27 September 2022
, 27 September 2022no edit summary
mNo edit summary |
mNo edit summary |
||
| Line 2: | Line 2: | ||
{{Xilinx ZYNQ UltraScale+ MPSoC/Head|previous=Introduction/Overview|next=Introduction/Developer kits}} | {{Xilinx ZYNQ UltraScale+ MPSoC/Head|previous=Introduction/Overview|next=Introduction/Developer kits}} | ||
</noinclude> | </noinclude> | ||
{{DISPLAYTITLE:Xilinx ZYNQ UltraScale+ MPSoC Family|noerror}} | |||
The ZYNQ UltraScale+ family of SoCs provides different options that combine hard and soft cores for graphics, video, audio, and other packet processing applications. There are three different variants which are detailed in the following table: | The ZYNQ UltraScale+ family of SoCs provides different options that combine hard and soft cores for graphics, video, audio, and other packet processing applications. There are three different variants which are detailed in the following table: | ||