20,290
edits
Xilinx ZYNQ UltraScale+ MPSoC: Difference between revisions
m
no edit summary
mNo edit summary |
mNo edit summary |
||
| Line 2: | Line 2: | ||
<noinclude>{{Xilinx ZYNQ UltraScale+ MPSoC/Foot||Introduction}}</noinclude> | <noinclude>{{Xilinx ZYNQ UltraScale+ MPSoC/Foot||Introduction}}</noinclude> | ||
{{Ambox | |||
|image=[[File:underconstruction.png|50px]] | |||
|issue='''{{FULLPAGENAME}}''' documentation is currently under development. | |||
|fix=Please come back soon to read the completed information on Ridgerun's support for this platform. Please [https://www.ridgerun.com/contact <U>'''Contact'''</U>] RidgeRun OR email to [mailto:support@ridgerun.com <u>'''support@ridgerun.com'''</u>] if you have any questions.''' | |||
}} | |||
<noinclude>{{DISPLAYTITLE:Xilinx ZYNQ UltraScale+ MPSoC|noerror}}</noinclude> | <noinclude>{{DISPLAYTITLE:Xilinx ZYNQ UltraScale+ MPSoC|noerror}}</noinclude> | ||
{{Xilinx ZYNQ UltraScale+ MPSoC/Main_contents}} | {{Xilinx ZYNQ UltraScale+ MPSoC/Main_contents}} | ||
<noinclude>{{Xilinx ZYNQ UltraScale+ MPSoC/Foot||Introduction}}</noinclude> | <noinclude>{{Xilinx ZYNQ UltraScale+ MPSoC/Foot||Introduction}}</noinclude> | ||