20,290
edits
mNo edit summary |
mNo edit summary |
||
Line 35: | Line 35: | ||
Additionally, this project provides both drivers and wrappers to adapt your current Image Signal Processing IPs to a V4L2 compliant device. You may be also interested in our ISP library: [[FPGA Image Signal Processor|FPGA ISP]]. | Additionally, this project provides both drivers and wrappers to adapt your current Image Signal Processing IPs to a V4L2 compliant device. You may be also interested in our ISP library: [[FPGA Image Signal Processor|FPGA ISP]]. | ||
[[File:V4l2 fpga sw stack.png|thumb|center|600px|Figure 1. Software stack description using V4L2 FPGA]] | [[File:V4l2 fpga sw stack.png|thumb|center|600px|Figure 1. Software stack description using V4L2 FPGA|link=]] | ||
<br> | <br> | ||
|- | |- |