1,638
edits
V4L2 FPGA/Introduction: Difference between revisions
no edit summary
mNo edit summary |
No edit summary |
||
| Line 13: | Line 13: | ||
*[[V4L2_FPGA/Introduction/HW_Acceleration|Filter]] section explains the advantages of implementing image/video filter accelerators on the FPGA. This feature can be used to process video content in any required way and return it back to the system for further processing. | *[[V4L2_FPGA/Introduction/HW_Acceleration|Filter]] section explains the advantages of implementing image/video filter accelerators on the FPGA. This feature can be used to process video content in any required way and return it back to the system for further processing. | ||
*[[V4L2_FPGA/Introduction/Budget_Estimator|Budget Estimator]] section contains an estimator of the framerate. | *[[V4L2_FPGA/Introduction/Budget_Estimator|Budget Estimator]] section contains an estimator of the framerate. | ||
After RidgeRun created V4L2_FPGA, [https://github.com/NVIDIA/jetson-rdma-picoevb NVIDIA published a V4L2 driver] that uses RDMA, making it useful if the video frames are going to be processed by the CUDA hardware. RidgeRun can support the NVIDIA driver or add RDMA support to the RidgeRun created V4L2_FPGA driver. | |||
<noinclude> | <noinclude> | ||
{{V4L2_FPGA/Foot||Introduction/Overview}} | {{V4L2_FPGA/Foot||Introduction/Overview}} | ||
</noinclude> | </noinclude> | ||