20,290
edits
mNo edit summary |
mNo edit summary |
||
Line 9: | Line 9: | ||
*[[V4L2_FPGA/Introduction/Overview|Overview]] section explains the project general structure and technologies. | *[[V4L2_FPGA/Introduction/Overview|Overview]] section explains the project general structure and technologies. | ||
*[[V4L2_FPGA/Introduction/Frame_Grabber|Frame Grabber]] section explains how to use the FPGA as a frame grabber capable of consuming video content from an external source, process them through hardware-described accelerators and finally, provide them to the system for further processing. | *[[V4L2_FPGA/Introduction/Frame_Grabber|Frame Grabber]] section explains how to use the FPGA as a frame grabber capable of consuming video content from an external source, process them through hardware-described accelerators, and finally, provide them to the system for further processing. | ||
*[[V4L2_FPGA/Introduction/Sink|Sink]] section explains how to use the FPGA as a sink element capable of consuming video frames from your system. Some examples are accelerated video decoding and display with custom screens. | *[[V4L2_FPGA/Introduction/Sink|Sink]] section explains how to use the FPGA as a sink element capable of consuming video frames from your system. Some examples are accelerated video decoding and display with custom screens. | ||
*[[V4L2_FPGA/Introduction/HW_Acceleration|Filter]] section explains the advantages of implementing image/video filter accelerators on the FPGA. This feature can be used to process video content in any required way and return it back to the system for further processing. | *[[V4L2_FPGA/Introduction/HW_Acceleration|Filter]] section explains the advantages of implementing image/video filter accelerators on the FPGA. This feature can be used to process video content in any required way and return it back to the system for further processing. |