Xilinx ZYNQ UltraScale+ MPSoC/Introduction/Family

From RidgeRun Developer Wiki
Revision as of 15:50, 4 August 2022 by Jrodriguez (talk | contribs) (Created page with "The ZYNQ UltraScale+ family of SoCs provides different options that combine hard and soft cores for graphics, video, audio, and other packet processing applications. There are...")
(diff) ← Older revision | Latest revision (diff) | Newer revision → (diff)

The ZYNQ UltraScale+ family of SoCs provides different options that combine hard and soft cores for graphics, video, audio, and other packet processing applications. There are three different variants which are detailed in the following table:

CG EG EV
CPU 2x Cortex-A53 @ 1.3GHz 4x Cortex-A53 @ 1.5GHz
Real-Time CPU 2x Cortex-R5F @ 533MHz 2x Cortex-R5F @ 600MHz
GPU N/A Arm Mali-400 MP2 @ 667MHz
VCU
N/A N/A Encode/Decode
4K60 H.264
4K60 H.265
Memory Interface DDR4, LPDDR4, DDR3, DDR3L, LPDDR3
High-Speed Connectivity PCIe® Gen2, USB3.0, SATA 3.1, DisplayPort, Gigabit Ethernet
Programmable Logic 81K-600K Logic Cells 81K-1143K Logic Cells 192K-504K Logic Cells

ZYNQ UltraScale+ CG

This is the entry-level variant for heterogeneous processing. It provides a dual-core processor with high-speed connectivity. As well as multigigabit transceivers depending on the specific model.

ZU1CG ZU2CG ZU3CG ZU4CG ZU5CG ZU6CG ZU7CG ZU9CG
System Logic Cells (K) 81 103 154 192 256 469 504 600
Memory (Mb) 3.8 5.3 7.6 18.5 23.1 25.1 38.0 32.1
DSP Slices 216 240 360 728 1,248 1,973 1,728 2,520
16.3 Gb/s Transceiver Count - - - 16
16 24
24 24
PCI Express Gen 3x16 - - - 2 2 - 2 -
Maximum I/O Pins 180 252 252 252 252 328 464 328
ZYNQ UltraScale+ CG Block Diagram

ZYNQ UltraScale+ EG

This variant increases the range of applications by using a quad-core processor paired with a GPU, making it a better match for computer vision.

ZU1EG ZU2EG ZU3EG ZU4EG ZU5EG ZU6EG ZU7EG ZU9EG ZU11EG ZU15EG ZU17EG ZU19EG
System Logic Cells (K) 81 103 154 192 256 469 504 600 653 747 926 1,143
Memory (Mb) 3.8 5.3 7.6 18.5 23.1 25.1 38.0 32.1 43.6 57.7 56.7 70.6
DSP Slices 216 240 360 728 1,248 1,973 1,728 2,520 2,928 3,528 1,590 1,968
16.3 Gb/s Transceivers - - - 16 16 24 24 24 32 24 44 44
32.75 Gb/s Transceivers - - - - - - - - 16 - 28 28
PCI Express Gen 3x16 - - - 2 2 - 2 - 4 - 4 5
Maximum I/O Pins 180 252 252 252 252 328 464 328 512 328 668 668
ZYNQ UltraScale+ EG Block Diagram

ZYNQ UltraScale+ EV

This is the ideal variant for video processing applications. The included Video Codec Unit (VCU) is capable of simultaneously encoding and decoding 4K video at 60 frames per second or up to 8 streams of lower resolution video equivalent to the bandwidth of 4K60 video.

ZU4EV ZU5EV ZU7EV
System Logic Cells (K) 192 256 504
Memory (Mb) 18.5 23.1 38.0
DSP Slices 728 1,248 1,728
Video Codec Unit (VCU) 1 1 1
Maximum I/O Pins 252 252 464
ZYNQ UltraScale+ EV Block Diagram