20,290
edits
V4L2 FPGA: Difference between revisions
m
no edit summary
mNo edit summary |
mNo edit summary |
||
| Line 17: | Line 17: | ||
</div> | </div> | ||
| valign="center" style="text-align:center;" | | | valign="center" style="text-align:center;" | | ||
[[File:Ultrascale_ZCU106.jpg|200px|Utrascale+]] | [[File:Ultrascale_ZCU106.jpg|200px|Utrascale+|link=]] | ||
| rowspan="3" valign="top" style="text-align:center;" | {{V4L2_FPGA/TOC}} | | rowspan="3" valign="top" style="text-align:center;" | {{V4L2_FPGA/TOC}} | ||
|- | |- | ||