V4L2 FPGA: Difference between revisions
mNo edit summary |
mNo edit summary |
||
| Line 195: | Line 195: | ||
</td> | </td> | ||
</tr></table> | </tr></table> | ||
</center> | </center> | ||
Get started with V4L2 by clicking the button below! <br> <br> | Get started with V4L2 by clicking the button below! <br> <br> | ||
| Line 204: | Line 201: | ||
[[File:xavier_get_started_here.png|400px|frameless|center|link=V4L2_PCIe/Introduction]] | [[File:xavier_get_started_here.png|400px|frameless|center|link=V4L2_PCIe/Introduction]] | ||
<center> | |||
{{Sponsor Button}} | |||
</center> | |||
{{ContactUs}} | |||
|} | |||
<noinclude> | <noinclude> | ||
{{V4L2_PCIe/Foot||Introduction}} | {{V4L2_PCIe/Foot||Introduction}} | ||
</noinclude> | </noinclude> | ||
Revision as of 12:02, 13 May 2019
|
V4L2 PCIe A V4L2 PCIe driver for hardware accelerators. |
Template:V4L2 PCIe/TOC | ||||||||||||||
|
V4L2 PCIE is a project which provides frame grabbers and sinks for PCIe interfaces, and allows for algorithm processing in hardware platforms such as FPGAs.
Get started with V4L2 by clicking the button below! 
|
|||||||||||||||
