1,654
edits
RidgeRun CUDA Optimisation Guide/GPU Architecture/Memory hierarchy: Difference between revisions
RidgeRun CUDA Optimisation Guide/GPU Architecture/Memory hierarchy (view source)
Revision as of 13:46, 11 October 2021
, 11 October 2021no edit summary
No edit summary |
No edit summary |
||
| Line 16: | Line 16: | ||
* The constant memory segment can be cached. However, | * The constant memory segment can be cached. However, | ||
* if a warp makes a request to <code>__constant__</code> memory where different threads in the warp are accessing different locations, those requests will be serialised. | * if a warp makes a request to <code>__constant__</code> memory where different threads in the warp are accessing different locations, those requests will be serialised. | ||
* The | * The best performance will be achieved when the threads within the warp access the same constant value. | ||