V4L2 FPGA/Introduction: Difference between revisions

V4L2 FPGA/Introduction (view source)

445 bytes removed , 5 April 2019

no edit summary

437

edits

@@ Line 47: / Line 47: @@
 The API also implements code which enables applications to discover a given device's capabilities and to configure the device to operate in the desired manner. These include cropping, frame rates, video compression, image parameters, video formats, etc.
-==PicoEVB==
-The PicoEVB is a Artix-7 FPGA which fits into a M.2 key A or E slot. The Artix-7 FPGA provides 51 160 logic cells, 120 DSP48 slices, and 2,7Mbits de BRAM, it also provides 8 digital I/O, and 2 analog I/O. It has a built-in FTAG cable which works with Vivado and Labtools.
-{| class="wikitable"
-|-
-! Feature !! Specification
-|-
-| FPGA || Xilinx Artix 7
-|-
-| Form Factor || M.2, A and E slots
-|-
-| Host Interface || PCIe 2.0 x1
-|}
 =Further Reading=